

EAST Search History

Ref #	Hits	Search Query	DBs	Default Operator	Plurals	Time Stamp
L1	50	(US-5319395-\$ or US-6233668-\$ or US-6237122-\$ or US-5608892-\$ or US-5875466-\$ or US-5388074-\$ or US-5732278-\$ or US-5818789-\$ or US-5924114-\$ or US-5930518-\$ or US-6181609-\$ or US-4458332-\$ or US-5255383-\$ or US-5886705-\$ or US-5899961-\$ or US-6163832-\$ or US-4953121-\$ or US-5237670-\$ or US-5313594-\$ or US-5448714-\$ or US-5481531-\$ or US-5524234-\$ or US-5524235-\$ or US-555527-\$ or US-5586282-\$ or US-5684774-\$).did. or (US-5805524-\$ or US-5838604-\$ or US-5860111-\$ or US-5949733-\$ or US-6023440-\$ or US-6055615-\$ or US-4456952-\$ or US-4547849-\$ or US-4845656-\$ or US-4879689-\$ or US-4924426-\$ or US-5206942-\$ or US-5416916-\$ or US-5444858-\$ or US-5537577-\$ or US-5561671-\$ or US-5577229-\$ or US-5579279-\$ or US-5586299-\$ or US-5664149-\$ or US-5698876-\$ or US-5717653-\$ or US-5809273-\$ or US-5831903-\$).did.	USPAT	OR	ON	2006/05/18 18:52
L2	23056335	@ad<"20021004"	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2006/05/18 18:52
L3	50	L1 and L2	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2006/05/18 18:52
L4	7	(US-5237670-\$ or US-5313594-\$ or US-5444858-\$ or US-5577229-\$ or US-5586299-\$ or US-5732278-\$ or US-5818789-\$).did.	USPAT	OR	ON	2006/05/18 18:52
L5	4	(US-5818789-\$ or US-5732278-\$ or US-5313594-\$ or US-5237670-\$).did.	USPAT	OR	ON	2006/05/18 18:52
L6	4	(US-5818789-\$ or US-5732278-\$ or US-5313594-\$ or US-5237670-\$).did.	USPAT	OR	ON	2006/05/18 18:52
L7	23056335	@ad<"20021004"	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2006/05/18 18:52
L8	31449	address adj line	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2006/05/18 18:52
L9	639	(transmit or transmits or transmitted or transmitting) with data with L8	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2006/05/18 18:52

EAST Search History

L10	29321	memory adj module	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2006/05/18 18:52
L11	21	L9 same L10	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2006/05/18 18:52
L12	8	L7 and L11	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2006/05/18 18:52
L13	19	(transmit or transmits or transmitted or transmitting) with write adj data with L8	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2006/05/18 18:52
L14	13	L7 and L13	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2006/05/18 18:52
L15	1	(US-6438634-\$).did.	USPAT	OR	ON	2006/05/18 18:52
L16	29321	memory adj module or memory adj modules	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2006/05/18 18:52
L17	21	L9 same L16	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2006/05/18 18:52
L18	21	L8 same L17	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2006/05/18 18:52
L19	0	L6 and L9	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2006/05/18 18:52
L20	5632	711/118,169,5,149,154.ccls.	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2006/05/18 19:00

EAST Search History

L21	17	L9 and L20	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2006/05/18 18:52
L22	17	L7 and L21	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2006/05/18 18:52
L23	3	(US-6748505-\$ or US-5091845-\$ or US-4851991-\$).did.	USPAT	OR	ON	2006/05/18 18:52
L24	10317	365/189.01,189.05,230.03,230.08.ccls.	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2006/05/18 18:52
L25	21	L7 and L24 and L9	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2006/05/18 18:52
L26	0	L16 and L25	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2006/05/18 18:52
L27	21	memory and L25	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2006/05/18 18:52
L28	2983	((address adj line or address adj lines or address adj bus or address adj buss or address adj busses) near5 (write or writes)) same (memory))	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2006/05/18 18:58
L29	4	13 and 28	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2006/05/18 18:58
L30	2	2 and 29	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2006/05/18 18:59
L31	1858	711/118.ccls.	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2006/05/18 19:00

EAST Search History

L32	0	29 and 31	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2006/05/18 19:00
L33	488	711/118.ccls.	US-PGPUB	OR	ON	2006/05/18 19:00
L34	202	2 and 33	US-PGPUB	OR	ON	2006/05/18 19:01
L35	0	28 and 34	US-PGPUB	OR	ON	2006/05/18 19:01

Search Results

BROWSE

SEARCH

IEEE XPLORER GUIDE

SUPPORT

Results for "(address line <or> address lines <or> address bus <or> address buss <or> add..."

Your search matched 1602 of 1351118 documents.

A maximum of 100 results are displayed, 25 to a page, sorted by Relevance in Descending order.

 e-mail printer friendly

 [Printer friendly](#)

» Search Options

Modify Search

View Session History

New Search

Display Format: Citation Citation & Abstract

» Key

IEEE JNL IEEE Journal or Magazine

IEE JNL IEE Journal or Magazine

IEEE CNF IEEE Conference Proceeding

IEE CNF IEE Conference Proceeding

IEEE STD IEEE Standard

view selected items

Select All Deselect All

*M*₁ = 1.25, 1.26, 5.2, 1.51, 7.5, 1.76, 1.82

- 1. Adaptive approaches for fault detection and diagnosis of interconnects of random access memories**
Zhao, J.; Meyer, F.J.; Lombardi, E.;
Memory Technology, Design and Testing, 1998. Proceedings. International Workshop on
24-25 Aug. 1998 Page(s):110 - 116
Digital Object Identifier 10.1109/MTDT.1998.705956

[AbstractPlus](#) | Full Text: [PDF\(80 KB\)](#) IEEE CNF
[Rights and Permissions](#)
 - 2. Maximal diagnosis of interconnects of random access memories**
Jun Zhao; Meyer, F.J.; Lombardi, F.; Park, N.;
Reliability, IEEE Transactions on
Volume 52, Issue 4, Dec. 2003 Page(s):423 - 434
Digital Object Identifier 10.1109/TR.2003.821928

[AbstractPlus](#) | [References](#) | Full Text: [PDF\(611 KB\)](#) IEEE JNL
[Rights and Permissions](#)
 - 3. Maximal diagnosis of interconnects of random access memories**
Jun Zhao; Meyer, F.J.; Lombardi, F.;
VLSI Test Symposium, 1999. Proceedings. 17th IEEE
25-29 April 1999 Page(s):378 - 383
Digital Object Identifier 10.1109/VTEST.1999.766692

[AbstractPlus](#) | Full Text: [PDF\(108 KB\)](#) IEEE CNF
[Rights and Permissions](#)
 - 4. IEEE standard for information technology -Test methods for measuring conformance to POSIX - part 2: shell and utilities**
IEEE Std 2003.2-1996
1997 Page(s):0_1 - 1396

[AbstractPlus](#) | Full Text: [PDF\(5120 KB\)](#) IEEE STD
 - 5. IEEE standard for a versatile backplane bus: VMEbus**
ANSI/IEEE Std 1014-1987
1987

[AbstractPlus](#) | Full Text: [PDF\(2812 KB\)](#) IEEE STD
 - 6. IEEE standard for an 8-bit microcomputer bus system: STD bus**
IEEE Std 961-1987
30 June 1988

[AbstractPlus](#) | Full Text: [PDF\(2404 KB\)](#) IEEE STD

- 7. **Fault diagnosis of RAMs from random testing experiments**
David, R.; Fuentes, A.;
[Computers, IEEE Transactions on](#)
Volume 39, Issue 2, Feb. 1990 Page(s):220 - 229
Digital Object Identifier 10.1109/12.45207
[AbstractPlus](#) | Full Text: [PDF\(756 KB\)](#) IEEE JNL
[Rights and Permissions](#)

- 8. **Ieee Standard Microcomputer System Bus**
[ANSI/IEEE Std 796-1983](#)
December 29, 1983 Page(s):1 - 46
[AbstractPlus](#) | Full Text: [PDF\(3376 KB\)](#) IEEE STD

- 9. **The Sun Fireplane System Interconnect**
Charlesworth, A.;
[Supercomputing, ACM/IEEE 2001 Conference](#)
10-16 Nov. 2001 Page(s):2 - 2
Digital Object Identifier 10.1109/SC.2001.10050
[AbstractPlus](#) | Full Text: [PDF\(184 KB\)](#) IEEE CNF
[Rights and Permissions](#)

- 10. **An American National Standard IEEE Standard For Mechanical Core Specifications for Microcomputers**
[ANSI/IEEE Std: 8-Bit Backplane Interface - STEbus.](#)
13 October 1988 Page(s):0_1
[AbstractPlus](#) | Full Text: [PDF\(3544 KB\)](#) IEEE STD

- 11. **Testing interconnections to static RAMs**
Bhavsar, D.K.;
[Design & Test of Computers, IEEE](#)
Volume 8, Issue 2, June 1991 Page(s):63 - 71
Digital Object Identifier 10.1109/54.82039
[AbstractPlus](#) | Full Text: [PDF\(556 KB\)](#) IEEE JNL
[Rights and Permissions](#)

- 12. **Designing the PowerPC 60X bus.**
Allen, M.S.; Alexander, M.; Wright, C.; Chang, J.;
[Micro, IEEE](#)
Volume 14, Issue 5, Oct. 1994 Page(s):42
Digital Object Identifier 10.1109/MM.1994.363068
[AbstractPlus](#) | Full Text: [PDF\(4824 KB\)](#) IEEE JNL
[Rights and Permissions](#)

- 13. **Standard for information technology - portable operating system interface (POSIX). Shell and utilities**
[IEEE Std 1003.1, 2004 Edition. The Open Group Technical Standard, Base Specifications, Issue 6. Includes IEEE Std 1003.1-2001, IEEE Std 1003.1-2001/Cor 1-2002 and IEEE Std 1003.1-2001/Cor 2-2004. Shell and Utilities](#)
2004
[AbstractPlus](#) | Full Text: [PDF\(4478 KB\)](#) IEEE STD

- 14. **Standard for Information Technology - Portable Operating System Interface (POSIX) Shell and Utilities, Issue 6**
[IEEE Std 1003.1-2001. Shell and Utilities, Issue 6](#)
2001 Page(s):i - 1090
[AbstractPlus](#) | Full Text: [PDF\(4985 KB\)](#) IEEE STD

- 15. **Concurrency, latency, or system overhead: Which has the largest impact on uniprocessor DRAM-system performance?**
Cupp, V.; Jacob, B.;
[Computer Architecture, 2001. Proceedings. 28th Annual International Symposium on](#)
30 June-4 July 2001 Page(s):62 - 71
Digital Object Identifier 10.1109/ISCA.2001.937433
[AbstractPlus](#) | Full Text: [PDF\(180 KB\)](#) IEEE CNF

[Rights and Permissions](#)

-  **16. IEEE standard for multiplexed high-performance bus structure: VSB**
[ANSI/IEEE Std 1096-1988](#)
28 July 1989
[AbstractPlus](#) | Full Text: [PDF\(6124 KB\)](#) IEEE STD
-  **17. IEEE Standard for an 8-Bit Backplane Interface: STEbus**
[ANSI/IEEE Std 1000-1987](#)
1988 Page(s):i - 34
[AbstractPlus](#) | Full Text: [PDF\(354 KB\)](#) IEEE STD
-  **18. IEEE Standard 696 Interface Devices**
[ANSI/IEEE Std 696-1983](#)
June 13, 1983 Page(s):1 - 40
[AbstractPlus](#) | Full Text: [PDF\(3524 KB\)](#) IEEE STD
-  **19. AC-and DC-powered subnanosecond 1-kbit Josephson cache memory design**
Wada, Y.; Hidaka, M.; Nagasawa, S.; Ishida, I.;
[Solid-State Circuits, IEEE Journal of](#)
Volume 23, Issue 4, Aug. 1988 Page(s):923 - 932
Digital Object Identifier 10.1109/4.343
[AbstractPlus](#) | Full Text: [PDF\(876 KB\)](#) IEEE JNL
[Rights and Permissions](#)
-  **20. Power estimation for architectural exploration of HW/SW communication on system-level buses**
Fornaciari, W.; Sciuto, D.; Silvano, C.;
[Hardware/Software Codesign, 1999. \(CODES '99\) Proceedings of the Seventh International Workshop on](#)
3-5 May 1999 Page(s):152 - 156
Digital Object Identifier 10.1109/HSC.1999.777411
[AbstractPlus](#) | Full Text: [PDF\(436 KB\)](#) IEEE CNF
[Rights and Permissions](#)
-  **21. A high-speed 64K/spl times/4 CMOS DRAM using on-chip self-timing techniques**
Kobayashi, T.; Arimoto, K.; Ikeda, Y.; Hatanaka, M.; Mashiko, K.; Yamada, M.; Nakano, T.;
[Solid-State Circuits, IEEE Journal of](#)
Volume 21, Issue 5, Oct 1986 Page(s):655 - 661
[AbstractPlus](#) | Full Text: [PDF\(936 KB\)](#) IEEE JNL
[Rights and Permissions](#)
-  **22. An experimental 220-MHz 1-Gb DRAM with a distributed-column-control architecture**
Sakata, T.; Horiguchi, M.; Sekiguchi, T.; Ueda, S.; Tanaka, H.; Yamasaki, E.; Nakagome, Y.; Aoki, M.; Kaga, T.; Ohkura, M.; Nagai, R.; Murai, F.; Tanaka, T.; Iijima, S.; Yokoyama, N.; Gotoh, Y.; Shoji, I.; Kisu, T.; Yamashita, H.; Nishida, T.; Takeda, E.;
[Solid-State Circuits, IEEE Journal of](#)
Volume 30, Issue 11, Nov. 1995 Page(s):1165 - 1173
Digital Object Identifier 10.1109/4.475703
[AbstractPlus](#) | Full Text: [PDF\(1428 KB\)](#) IEEE JNL
[Rights and Permissions](#)
-  **23. Concurrent fault simulation on message passing multicomputers**
Bose, S.; Agrawal, P.;
[Very Large Scale Integration \(VLSI\) Systems, IEEE Transactions on](#)
Volume 6, Issue 2, June 1998 Page(s):332 - 342
Digital Object Identifier 10.1109/92.678900
[AbstractPlus](#) | References | Full Text: [PDF\(216 KB\)](#) IEEE JNL
[Rights and Permissions](#)
-  **24. A case for studying DRAM issues at the system level**
Jacob, B.;
[Micro, IEEE](#)



25. Automated bus generation for multiprocessor SoC design

Kyeong Keol Ryu; Mooney, V.J., III;

[Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on](#)

Volume 23, Issue 11, Nov. 2004 Page(s):1531 - 1549

Digital Object Identifier 10.1109/TCAD.2004.835119

[AbstractPlus](#) | [References](#) | Full Text: [PDF\(1144 KB\)](#) IEEE JNL

[Rights and Permissions](#)

View: [1-25](#) | [26-50](#) | [51-75](#) | [76-100](#)

[Help](#) [Contact Us](#) [Privacy & Security](#) [IEEE.org](#)

© Copyright 2006 IEEE – All Rights Reserved

Search Results
[BROWSE](#)
[SEARCH](#)
[IEEE XPLORE GUIDE](#)
[SUPPORT](#)

Results for "((('address line' <or> 'address bus') <and> write))<in>metadata"

Your search matched 6 of 1351118 documents.

 A maximum of 100 results are displayed, 25 to a page, sorted by **Relevance** in **Descending** order.

 [e-mail](#)
 [printer friendly](#)
» Search Options
[View Session History](#)
[Modify Search](#)
[New Search](#)

 Check to search only within this results set

» Key

 Display Format: Citation Citation & Abstract

IEEE JNL IEEE Journal or Magazine

IEE JNL IEE Journal or Magazine

IEEE CNF IEEE Conference Proceeding

IEE CNF IEE Conference Proceeding

IEEE STD IEEE Standard

[view selected items](#) [Select All](#) [Deselect All](#)
1. On the value locality of store instructions

Lepak, K.M.; Lipasti, M.H.:

[Computer Architecture, 2000. Proceedings of the 27th International Symposium on](#)
 2000 Page(s):182 - 191

[AbstractPlus](#) | [Full Text: PDF\(1036 KB\)](#) [IEEE CNF](#)
[Rights and Permissions](#)
2. Silent stores and store value locality

Lepak, K.M.; Bell, G.B.; Lipasti, M.H.:

[Computers, IEEE Transactions on](#)

Volume 50, Issue 11, Nov. 2001 Page(s):1174 - 1190

Digital Object Identifier 10.1109/12.966493

[AbstractPlus](#) | [References](#) | [Full Text: PDF\(4282 KB\)](#) [IEEE JNL](#)
[Rights and Permissions](#)
3. An algorithm to test reconfigured RAMs

Franklin, M.; Saluja, K.K.:

[VLSI Design, 1994., Proceedings of the Seventh International Conference on](#)

5-8 Jan. 1994 Page(s):359 - 364

Digital Object Identifier 10.1109/ICVD.1994.282719

[AbstractPlus](#) | [Full Text: PDF\(544 KB\)](#) [IEEE CNF](#)
[Rights and Permissions](#)
4. Defect analysis and realistic fault model extensions for static random access memories

Zarrineh, K.; Deo, A.P.; Adams, R.D.:

[Memory Technology, Design and Testing, 2000. Records of the 2000 IEEE International Workshop on](#)

7-8 Aug. 2000 Page(s):119 - 124

Digital Object Identifier 10.1109/MTDT.2000.868625

[AbstractPlus](#) | [Full Text: PDF\(364 KB\)](#) [IEEE CNF](#)
[Rights and Permissions](#)
5. A 500 ps 32 × 8 register file Implemented in GaAs/AlGaAs HBTs [F-RISC/G processor]

Nah, K.; Philhower, R.; Greub, H.; McDonald, J.F.:

[Gallium Arsenide Integrated Circuit \(GaAs IC\) Symposium, 1993. Technical Digest 1993., 15th Annual](#)

10-13 Oct. 1993 Page(s):71 - 74

Digital Object Identifier 10.1109/GAAS.1993.394497

[AbstractPlus](#) | [Full Text: PDF\(280 KB\)](#) [IEEE CNF](#)
[Rights and Permissions](#)
6. A novel slotted-ring architecture for parallel processing: an application

Yaremcuk, G.; Pon, C.R.; Kwasniewski, T.; Goubran, R.;
[Electrical and Computer Engineering, 1994. Conference Proceedings. 1994 Canadian Conference on](#)
25-28 Sept. 1994 Page(s):486 - 489 vol.2
Digital Object Identifier 10.1109/CCECE.1994.405794
[AbstractPlus](#) | Full Text: [PDF\(332 KB\)](#) IEEE CNF
[Rights and Permissions](#)

[Help](#) [Contact Us](#) [Privacy & Security](#) [IEEE.org](#)

© Copyright 2006 IEEE – All Rights Reserved

Indexed by
 Inspec®

SEARCH RESULTS**BROWSE****SEARCH****IEEE XPLORE GUIDE****SUPPORT**

Results for "(((address line <or> address bus) <and> 'data write')<in>metadata)"

Your search matched 0 documents.

A maximum of 100 results are displayed, 25 to a page, sorted by Relevance in Descending order.

 [e-mail](#) [printer friendly](#)» **Search Options**[View Session History](#)[Modify Search](#)[New Search](#)

((((address line <or> address bus) <and> 'data write')<in>metadata)

Search Check to search only within this results set» **Key**Display Format: Citation Citation & Abstract

Indicates full text access

IEEE JNL IEEE Journal or Magazine

IEE JNL IEE Journal or Magazine

No results were found.

IEEE CNF IEEE Conference Proceeding

Please edit your search criteria and try again. Refer to the Help pages if you need assistance revising your search.

IEE CNF IEE Conference Proceeding

IEEE STD IEEE Standard

[Help](#) [Contact Us](#) [Privacy & Security](#) [IEEE.org](#)

© Copyright 2006 IEEE – All Rights Reserved

Indexed by
 Inspec®

Search Results[BROWSE](#)[SEARCH](#)[IEEE XPLORE GUIDE](#)[SUPPORT](#)

Results for "((((address line <or> address bus) <and> write data))<in>metadata)"

Your search matched 0 documents.

A maximum of 100 results are displayed, 25 to a page, sorted by **Relevance** in **Descending** order. [e-mail](#) [printer friendly](#)**» Search Options**[View Session History](#)[Modify Search](#)[New Search](#) Check to search only within this results set**» Key**Display Format: Citation Citation & Abstract

IEEE JNL IEEE Journal or Magazine

IEE JNL IEE Journal or Magazine

IEEE CNF IEEE Conference Proceeding

No results were found.

IEE CNF IEE Conference Proceeding

Please edit your search criteria and try again. Refer to the Help pages if you need assistance revising your search.

IEEE STD IEEE Standard

[Help](#) [Contact Us](#) [Privacy & Security](#) [IEEE.org](#)

© Copyright 2006 IEEE – All Rights Reserved

Search Results

BROWSE

SEARCH

IEEE XPLORE GUIDE

SUPPORT

Results for "((((address line <or> address bus) <and> (write <or> writes)))<in>metadata..."

Your search matched 10 of 1351118 documents.

A maximum of 100 results are displayed, 25 to a page, sorted by Relevance in Descending order.

[e-mail](#) [print friendly](#)

» Search Options

[View Session History](#)

Modify Search

((((address line <or> address bus) <and> (write <or> writes)))<in>metadata)

[New Search](#) Check to search only within this results set

» Key

Display Format: Citation Citation & Abstract

IEEE JNL IEEE Journal or Magazine

IEE JNL IEE Journal or Magazine

IEEE CNF IEEE Conference Proceeding

IEE CNF IEE Conference Proceeding

IEEE STD IEEE Standard

[Select All](#) [Deselect All](#)

1. Maximal diagnosis of interconnects of random access memories

Jun Zhao; Meyer, F.J.; Lombardi, F.; Park, N.;

[Reliability, IEEE Transactions on](#)

Volume 52, Issue 4, Dec. 2003 Page(s):423 - 434

Digital Object Identifier 10.1109/TR.2003.821928

[AbstractPlus](#) | [References](#) | Full Text: [PDF\(611 KB\)](#) IEEE JNL[Rights and Permissions](#)

2. On the value locality of store Instructions

Lepak, K.M.; Lipasti, M.H.;

[Computer Architecture, 2000. Proceedings of the 27th International Symposium on](#)
2000 Page(s):182 - 191[AbstractPlus](#) | Full Text: [PDF\(1036 KB\)](#) IEEE CNF[Rights and Permissions](#)

3. Silent stores and store value locality

Lepak, K.M.; Bell, G.B.; Lipasti, M.H.;

[Computers, IEEE Transactions on](#)

Volume 50, Issue 11, Nov. 2001 Page(s):1174 - 1190

Digital Object Identifier 10.1109/12.966493

[AbstractPlus](#) | [References](#) | Full Text: [PDF\(4282 KB\)](#) IEEE JNL[Rights and Permissions](#)

4. Testing reconfigured RAM's and scrambled address RAM's for pattern sensitive faults

Franklin, M.; Saluja, K.K.;

[Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on](#)

Volume 15, Issue 9, Sept. 1996 Page(s):1081 - 1087

Digital Object Identifier 10.1109/43.536714

[AbstractPlus](#) | [References](#) | Full Text: [PDF\(708 KB\)](#) IEEE JNL[Rights and Permissions](#)

5. Maximal diagnosis of interconnects of random access memories

Jun Zhao; Meyer, F.J.; Lombardi, F.;

[VLSI Test Symposium, 1999. Proceedings. 17th IEEE](#)

25-29 April 1999 Page(s):378 - 383

Digital Object Identifier 10.1109/VTEST.1999.766692

[AbstractPlus](#) | Full Text: [PDF\(108 KB\)](#) IEEE CNF[Rights and Permissions](#)

6.

[A 500 ps 32 × 8 register file implemented in GaAs/AlGaAs HBTs \[F-RISC/G processor\]](#)

Nah, K.; Philhower, R.; Greub, H.; McDonald, J.F.;
Gallium Arsenide Integrated Circuit (GaAs IC) Symposium, 1993. Technical Digest 1993., 15th Annual
10-13 Oct. 1993 Page(s):71 - 74
Digital Object Identifier 10.1109/GAAS.1993.394497
[AbstractPlus](#) | Full Text: [PDF\(280 KB\)](#) IEEE CNF
[Rights and Permissions](#)

- 7. **An algorithm to test reconfigured RAMs**
Franklin, M.; Saluja, K.K.;
VLSI Design, 1994.. Proceedings of the Seventh International Conference on
5-8 Jan. 1994 Page(s):359 - 364
Digital Object Identifier 10.1109/ICVD.1994.282719
[AbstractPlus](#) | Full Text: [PDF\(544 KB\)](#) IEEE CNF
[Rights and Permissions](#)

- 8. **A novel slotted-ring architecture for parallel processing: an application**
Yaremcuk, G.; Pon, C.R.; Kwasniewski, T.; Goubran, R.;
Electrical and Computer Engineering, 1994. Conference Proceedings. 1994 Canadian Conference on
25-28 Sept. 1994 Page(s):486 - 489 vol.2
Digital Object Identifier 10.1109/CCECE.1994.405794
[AbstractPlus](#) | Full Text: [PDF\(332 KB\)](#) IEEE CNF
[Rights and Permissions](#)

- 9. **Defect analysis and realistic fault model extensions for static random access memories**
Zarrineh, K.; Deo, A.P.; Adams, R.D.;
Memory Technology, Design and Testing, 2000. Records of the 2000 IEEE International Workshop on
7-8 Aug. 2000 Page(s):119 - 124
Digital Object Identifier 10.1109/MTDT.2000.868625
[AbstractPlus](#) | Full Text: [PDF\(364 KB\)](#) IEEE CNF
[Rights and Permissions](#)

- 10. **A graphical simulation tool for teaching microprocessors architecture and assembly language**
Ramirez, J.M.; Navarro, A.; Gallardo, V.; Baez-Lopez, D.;
Frontiers in Education Conference, 1997. 27th Annual Conference. 'Teaching and Learning in an Era of Change'. Proceedings.
Volume 2, 5-8 Nov. 1997 Page(s):701 vol.2
Digital Object Identifier 10.1109/FIE.1997.635902
[AbstractPlus](#) | Full Text: [PDF\(52 KB\)](#) IEEE CNF
[Rights and Permissions](#)

SEARCH SESSION HISTORY**BROWSE****SEARCH****IEEE XPLORE GUIDE****SUPPORT**

Edit an existing query or compose a new query in the Search Query Display.

Thu, 18 May 2006, 6:43:28 PM EST**Search Query Display** **Select a search number (#) to:**

- Add a query to the Search Query Display
- Combine search queries using AND, OR, or NOT
- Delete a search
- Run a search

Recent Search Queries**Results**

#1	((((address line <or> address bus) <and> write data))<in>metadata)	0
#2	((((address line <or> address bus) <and> (write <or> writes)))<in>metadata)	10.

[Help](#) [Contact Us](#) [Privacy & Security](#) [IEEE.org](#)

© Copyright 2006 IEEE – All Rights Reserved